1. Delay locked loop with linear delay element;Jovanovic,2005
2. An empirical and analytical comparison of delay elements and a new delay element design;Mahapatra,2000
3. A high-resolution cmos time-to-digital converter utilizing a vernier delay line;Dudek;IEEE J. Solid State Circuits,2000
4. A 0.6 v low-power wide-range delay-locked loop in 0.18um cmos;Lu;IEEE Microw. Wirel. Compon. Lett.,2009
5. A highly-linear modified pseudo-differential current starved delay element with wide tuning range;Moazedi,2011