1. Single-channel, 1.25-GS/s, 6-bit, loop-unrolled asynchronous SAR-ADC in 40 nm-CMOS;Jiang,2010
2. A 1.2 V 2.64 GS/s 8-bit 39 mW skew-tolerant time-interleaved SAR ADC in 40 nm digital LP CMOS for 60 GHz WLAN;Kundu,2014
3. CMOS Analog Circuit Design. Oxford Series in Electrical and Computer Engineering;Allen,2002
4. CMOS Circuit Design, Layout, and Simulation;Jacob Baker,2004
5. A 5 GS/s 10-b 76 mW time-interleaved SAR ADC in 28 nm CMOS;Fang;IEEE Trans. Circuits Syst. (TCAS)-I,2017