1. C. Hinds, An Enhanced floating point coprocessor for embedded signal processing and graphics applications, in: IEEE Conference Record of the Thirty-Third Asilomar Conference on Signals, Systems, and Computers, 1999, pp. 147–151.
2. POWER4 system design for high reliability;Bossen;IEEE Micro,2002
3. D.R. Lutz, C.N. Hinds, A new floating-point architecture for wireless 3D graphics, Proceedings of the 38th Asilomar Conference on in: Proceedings of the 38th Asilomar Conference on Signals, Systems and Computers, November 2004, pp. 1879–1883.
4. A. Naini, A. Dhablania, W. James, D. Sarma, 1GHz HAL SPARC64 dual floatingpoint unit with RAS features, in: Proceedings of 15th Symposium on Computer Arithmetic, 2001, pp. 173–183.
5. R. Kolla, The IAX Architecture: Interval Arithmetic Extension, Technical Report 225, Universitat Wurtxburg, 1999.