1. Roadmap for 22nm and beyond (Invited Paper);Iwai;Microelectron. Eng.,2009
2. Si, SiGe nanowire devices by top-down technology and their applications;Singh;IEEE Trans. Electron Devices,2008
3. Performance breakthrough in gate-all-around nanowire n- and p-type mosfets fabricated on bulk silicon substrate;Yi;IEEE Trans. Electron Devices,2012
4. Y. Kyoung Hwan, S. Sung Dae, L. Ming, Y. Yun-young, C. Keun Hwi, H. Ki-Ha, Y. SeongKyu, L. Mong Sup, C. Nammyun, L. Kwanheum, H. Duhyun, P. Bokkyoung, K. Dong-Won, P. Donggun, and R. Byung-Il, Gate-All-Around (GAA) Twin Silicon Nanowire MOSFET (TSNWFET) with 15nm length gate and 4nm radius nanowires, in: Proceedings of the International Electron Devices Meeting (IEDM ׳06), 2006, pp. 1–4.
5. N. Singh, F.Y. Lim, W.W. Fang, S.C. Rustagi, L.K. Bera, A. Agarwal, C.H. Tung, K.M. Hoe, S.R. Omampuliyur, D. Tripathi, A.O. Adeyeye, G.Q. Lo, N. Balasubramanian, and D.L. Kwong, Ultra-narrow silicon nanowire gate-all-around CMOS devices: impact of diameter, channel-orientation and low temperature on device performance, in: Proceedings of the International Electron Devices Meeting (IEDM ׳06), 2006, pp. 1–4.