1. A two-step ADC with a continuous-time SAR-based first stage;Shen;IEEE J. Solid State Circ.,2019
2. A simple histogram-based capacitor mismatch calibration in SAR ADCs, IEEE trans. Circuits and syst. II;Wang;Exp. Briefs,2020
3. A 14-bit 4-MS/s VCO-based SAR ADC with deep metastability-facilitated mismatch calibration;Zhu;IEEE J. Solid State Circ.,2020
4. Analysis of bitwise and samplewise switched passive charge sharing SAR ADCs;Shi;IEEE Trans. Very Large Scale Integr. Syst.,2019
5. A 0.9-V 12-bit 100-MS/s 14.6-fJ/Conversion-Step SAR ADC in 40-nm CMOS, IEEE trans. On very large scale;Luo;Integr. Syst.,2018