1. Testing embedded-core-based system chips;Zorian;Computer,1999
2. IEEE Std. 1500: IEEE Standard Testability Method for Embedded Core-based Integrated Circuits. IEEE, New York, 2005.
3. Test wrapper and test access mechanism co-optimization for system-on-chip;Iyengar;Journal of Electronic Testing: Theory and Applications,2002
4. S. K. Goel, E.J. Marinissen, Effective and efficient test architecture design for SOCs, in: International Test Conference, 2002, pp. 529–538.
5. Resource-constrained system-on-a-chip test: a survey;Xu;IEE Proceedings Computers and Digital Techniques,2005