1. Low-power logic styles: CMOS versus CPL;Zimmermann,1996
2. The International Technology Roadmap for Semiconductors (ITRS): Process Integration, Devices, and Structures,2011
3. Low-power logic styles: CMOS versus pass-transistor logic;Zimmermann;IEEE J. Solid State Circ.,1997
4. Design of High Speed and Power Efficient 16x8 SRAM Memory Using Improved 4x16 Decoder”, Micro and Nanoelectronics devices, Circuits and Systems;Kulshrestha,2022
5. Design of low-power high-performance 2–4 and 4–16 mixed-logic line decoders;Balobas;IEEE Trans. Circ. Syst. II: Express Briefs,2017