1. CMOS based design and simulation of ternary full adder and Ternary coded Decimal (TCD) adder circuit;Mounika,2016
2. Design and simulation of new ternary SRAM cell (ZV-SRAM) based on innovative level shift inverter (ZV inverter);Jahangir,2015
3. Design and evaluation of multi valued logic gates using Pseudo N-type carbon Nanotube FETS;Liang;IEEE Proc.,2014
4. A.P.Dhande, Satish, S.Narkhede, Shridhar and S.Dumdam, “VLSI implementation of ternary gates using tanner tools”, 2014 2nd International Conference on Devices, Circuits and Systems.
5. Investigation of ternary function minimization;Ghiye,2014