1. A 40 Gb/s monolithically integrated linear photonic receiver in a 0.25μm BiCMOS SiGe:C technology;Awny;IEEE Microw. Wirel. Compon. Lett.,2015
2. High speed clock and data recovery circuit with novel jitter reduction technique;Desai,2010
3. M. Kroh, A. Awny, G. Winzer, R. Nagulapalli, S. Lischke, D. Knoll, A. Peczek, D. Micusik, A.C. Ulusoy, D. Kissinger, L. Zimmermann, K. Petermann, Monolithic Photonic-Electronic Linear Direct Detection Receiver for 56Gbps OOK, in: ECOC 2016
4. 42nd European Conference on Optical Communication, 2016, pp. 1-3.
5. A linear differential transimpedance amplifier for 100-Gb/s integrated coherent optical fiber receivers;Awny;IEEE Trans. Microw. Theory Tech.,2018