A low jitter 50 Gb/s PAM4 optical receiver in 130 nm SiGe BiCMOS-Reference-Cited by-同舟云学术

A low jitter 50 Gb/s PAM4 optical receiver in 130 nm SiGe BiCMOS

Published:2023-06 Issue: Volume:136 Page:105803
ISSN:0026-2692
Container-title:Microelectronics Journal
language:en
Short-container-title:Microelectronics Journal

Author:

Lu Shaorong,Xie Sheng,Mao Luhong,Song Ruiliang,Zhang Naibo

Funder

National Natural Science Foundation of China

National Key Research and Development Program of China

Publisher

Elsevier BV

Subject

Electrical and Electronic Engineering,Surfaces, Coatings and Films,Condensed Matter Physics,Atomic and Molecular Physics, and Optics,Electronic, Optical and Magnetic Materials

Reference27 articles.

1. 3.4 A 40/50/100Gb/s PAM-4 Ethernet transceiver in 28nm CMOS;Gopalakrishnan,2016

2. A 56-Gb/s PAM4 receiver analog front-end with fixed peaking frequency and bandwidth in 40-nm CMOS;Li;IEEE Transactions on Circuits and Systems II: Express Briefs,2021

3. A 100-Gb/s PAM-4 optical receiver with 2-tap FFE and 2-tap direct-feedback DFE in 28-nm CMOS;Li;IEEE J. Solid State Circ.,2022

4. IEEE P802.3bs 200 Gb/s and 400 Gb/s Ethernet Task Force,2016

5. PAM4 signaling considerations for high-speed serial links[C];Dikhaminjia,2016

Cited by 3 articles. 订阅此论文施引文献订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献

1. A two-stage slicer employing body biasing for 64-Gb/s PAM4 wireline receiver in 22-nm FDSOI technology;Microelectronics Journal;2024-09

2. A 50Gb/s PAM4 receiver with mid-frequency compensation and decision jitter cancellation;IEICE Electronics Express;2024-04-10

3. A 50 Gb/s PAM4 receiver with mid-frequency compensation and decision jitter cancellation;IEICE ELECTRON EXPR;2024