Author:
de Alencar Braga Bianca Maria Matos,Guimarães Janaina Gonçalves
Reference21 articles.
1. C. Lageweg, S. Cotofana, S. Vassaliadis. Static buffered SET logic gates, in: Proceedings of the 2nd IEEE Conference on Nanotechnology, Washington DC, USA, 26–28 August, 2002.
2. Nanoelectronic single-electron transistor circuits and architectures;Gerousis;Int. J. Circuit Theory Appl.,2004
3. Single electron encoded latches and flip-flops;Lageweg;IEEE Trans. Nanotechnol.,2004
4. A single electron XOR gate;Dasigenis;Microelectron. J.,2001
5. G.T. Zardalidis, I. Karafyllidis, Design and simulation of a single-electron full-adder, in: IEE Proceedings on Circuits, Devices and Systems, 150, 173, 2003.
Cited by
2 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献