1. Digital Integrated Circuits, A Design Perspective;Rabaey,1996
2. D.A. Priore, Inductance on silicon for sub-micron CMOS VLSI, in: Proceedings of the IEEE Symposium on VLSI Circuits, May 1993, pp. 17–18.
3. A. Deutsch, G.V. Kopcsay, P. Restle, G. Katopis, W.D. Becker, H. Smith, P.W. Coteus, C.W. Surovic, B.J. Rubin, R.P. Dunne, T. Gallo, K.A. Jenkins, L.M. Terman, R.H. Dennard, G.A. Sai-Halasz, D.R. Knebel, When are transmission-line effects important for on-chip interconnections, in: Proceedings of the Electronic Components Technology Conference, 1997, pp. 704–712.
4. Y.I. Ismail, E.G. Friedman, J.L. Neves, Figures of merit to characterize the importance of on-chip inductance, IEEE Transactions on VLSI Systems, vol. 7, December 1999, pp. 442–449.
5. High-speed VLSI interconnect modeling based on S-parameter measurement;Eo;IEEE Trans. Comput Hybrids Manuf. Technol.,1993