Author:
Pandey Neeta,Gupta Kirti,Bhatia Garima,Choudhary Bharat
Reference17 articles.
1. An MOS current mode logic (MCML) circuit for low-power sub-GHz processors;Yamashina;IEICE Trans. Electron.,1992
2. MOS current mode circuits: analysis, design, and variability;Hassan;IEEE Trans. Very Large Scale Integr. (VLSI) Syst.,2005
3. S. Bruma, Impact of on-chip process variations on MCML performance, in: Proceedings of the IEEE Conference on Systems-on-Chip, 2003, pp.135–140.
4. Impact of technology scaling on CMOS logic styles;Anis;IEEE Trans. Circuits Syst. II,2002
5. Z. Toprak, Y. Leblebici, Low-power current mode logic for improved DPA-resistance in embedded systems, in: Proceedings of the IEEE International Symposium on Circuits System, May 2005.
Cited by
7 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献
1. Enhanced Low-Power Digital Signal Processing via a Novel Reversible MCML-Based Carry Select Adder;Traitement du Signal;2024-04-30
2. Optimization in PFSCL Design Using Floating-Gate MOSFET;2023 Second International Conference on Trends in Electrical, Electronics, and Computer Engineering (TEECCON);2023-08-23
3. Implementation of Digital Applications Using Efficient CML based designs;2023 International Conference on Device Intelligence, Computing and Communication Technologies, (DICCT);2023-03-17
4. Introduction;Model and Design of Improved Current Mode Logic Gates;2019-11-23
5. An improved current mode logic latch for high-speed applications;International Journal of Communication Systems;2019-07-29