1. F.A. Aloul, A. Ramani, I.L. Markov, K.A. Sakallah, Pbs: a backtrack search pseudo-boolean solver and optimiser, in: Proceedings of the Fifth International Symposium on Theory and Applications of Satisfiability Testing, May 2000.
2. Using sat based techniques in power estimation;Aloul;Elseviers Microelectronics Journal (MEJ),2007
3. S. Bhanja, K. Lingasubramanian, N. Ranganathan, Estimation of switching activity in sequential circuits using dynamic Bayesian networks, in: Proceedings of International Conference on VLSI Design, 2005.
4. Min–max timing analysis and an application to asynchronous circuits;Chakraborty;Proceedings of the IEEE,1999
5. Satisfiability models and algorithms for circuit delay computations;Guerra eSilva;ACM Transactions on Design Automation of Electronic Systems,2002