1. K. Parat, A. Goda, Scaling Trends in NAND Flash, Tech. Dig. - Int. Electron Devices Meet. IEDM. 2018-Decem (2019) 2.1.1-2.1.4. 10.1109/IEDM.2018.8614694.
2. Scaling and Performance Challenges of Future DRAM;Shiratake;2020 IEEE Int. Mem. Work. IMW 2020 - Proc.,2020
3. A 22nm high performance and low-power CMOS technology featuring fully-depleted tri-gate transistors, self-aligned contacts and high density MIM capacitors;Auth;Dig. Tech. Pap. - Symp. VLSI Technol.,2012
4. Sub-5nm all-around gate FinFET for ultimate scaling;Lee;Dig. Tech. Pap. - Symp. VLSI Technol.,2006