Author:
Li Shi,Zhang Hongru,Liu Zheng,Xu Junquan,Fan Guofang,Li Wei,Li Qi,Hu Xiaodong,Jing Gaoshan
Funder
Ministry of Science and Technology of the People's Republic of China
National Key Research and Development Program of China
Subject
Surfaces, Coatings and Films,Condensed Matter Physics,Surfaces and Interfaces,General Physics and Astronomy,General Chemistry
Reference38 articles.
1. R. Kotb, A. Hamed-Fatehy, J. Word, Exploring patterning limit and enhancement techniques to improve printability of 2D shapes at 3nm node, in: Design-Process-Technology Co-optimization for Manufacturability XIV, International Society for Optics and Photonics, 2020, pp. 113280F.
2. Scaling below 3nm node: the 3D CMOS integration paradigm (Conference Presentation);Ryckaert,2019
3. The node is nonsense;Moore;IEEE Spectr.,2020
4. The past and future of multi-gate field-effect transistors: Process challenges and reliability issues;Sun;J. Semicond.,2021
5. Improvement in Self-Heating Characteristic by Incorporating Hetero-Gate-Dielectric in Gate-All-Around MOSFETs;Song;IEEE J. Electron Devices Soc.,2021