Author:
Chauhan Yogesh Singh,Pahwa Girish,Dasgupta Avirup,Lu Darsen,Venugopalan Sriramkumar,Khandelwal Sourabh,Duarte Juan Pablo,Paydavosi Navid,Niknejad Ali,Hu Chenming,Salahuddin Sayeef
Reference14 articles.
1. Design and reliability of a micro-relay technology for zero-standby-power digital logic applications;Kam,2009
2. Si tunnel transistors with a novel silicided source and 46mV/dec swing;Jeon,2010
3. A 22nm SoC platform technology featuring 3-D tri-gate and high-k/metal gate, optimized for ultra low power, high performance and high density SoC applications;Jan,2012
4. D. Prasad, et al., Buried power rails and back-side power grids: Arm® CPU power delivery network design beyond 5 nm, in: 2019 IEEE International Electron Devices Meeting (IEDM), pp. 19.1.1–19.1.4.
5. Enabling sub-5 nm CMOS technology scaling thinner and taller!;Ryckaert,2019