Author:
Fu Weiwei,Liu Li,Chen Tianzhou
Subject
Artificial Intelligence,Computer Networks and Communications,Hardware and Architecture,Theoretical Computer Science,Software
Reference40 articles.
1. Achieving predictable performance through better memory controller placement in many-core CMPs;Abts;ACM SIGARCH Comput. Archit. News,2009
2. B. Akesson, P.-C. Huang, F. Clermidy, D. Dutoit, K. Goossens, Y.-H. Chang, T.-W. Kuo, P. Vivet, D. Wingard, Memory controllers for high-performance and real-time MPSoCs: requirements, architectures, and future trends, in: Proceedings of the Seventh IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis, ACM, pp. 3–12.
3. N. Alfaraj, J. Zhang, Y. Xu, H. Chao, Hope: hotspot congestion control for clos network on chip, in: Fifth IEEE/ACM International Symposium on Networks on Chip, NoCS, 2011, IEEE, pp. 17–24.
4. G.M. Amdahl, Validity of the single processor approach to achieving large scale computing capabilities, in: Proceedings of the April 18–20 1967, Spring Joint Computer Conference, ACM, pp. 483–485.
5. 3-D ICs: a novel chip design for improving deep-submicrometer interconnect performance and systems-on-chip integration;Banerjee;Proc. IEEE,2001