1. Codesign of NoC and cache organization for reducing access latency in chip multiprocessors;Abousamra;IEEE Trans. Parallel Distrib. Syst.,2012
2. Proactive circuit allocation in multiplane NoCs;Abousamra,2013
3. Deja-vu switching for multiplane NoCs;Abousamra,2012
4. GARNET: A detailed on-chip network model inside a full-system simulator;Agarwal,2009
5. Piranha: a scalable architecture based on single-chip multiprocessing;Barroso,2000