Subject
Artificial Intelligence,Computer Networks and Communications,Hardware and Architecture,Theoretical Computer Science,Software
Reference39 articles.
1. A. Adir, C. Meissner, A. Nahir, R.R. Pratt, M. Schiffli, B. St Onge, B. Thompto, E. Tsanko, A. Ziv, D. Goodman, D. Hershcovich, O. Hershkovitz, B. Hickerson, K. Holtz, W. Kadry, A. Koyfman, J. Ludden, B.S. Onge, Verification of transactional memory in POWER8, in: 51st Ann. Design Automation Conf. (DAC’14), 2014, pp. 1–6.
2. N. Agarwal, T. Krishna, L.-S. Peh, N. Jha, GARNET: A detailed on-chip network model inside a full-system simulator, in: IEEE Int’l. Symp. on Performance Analysis of Systems and Software (ISPASS’09), 2009, pp. 33–42.
3. A.R. Alameldeen, D.A. Wood, Variability in architectural simulations of multi-threaded workloads, in: 9th Int’l Symp. on High-Performance Computer Architecture (HPCA’03), 2003, pp. 7–18.
4. C. Ananian, K. Asanovic, B. Kuszmaul, C. Leiserson, S. Lie, Unbounded transactional memory, in: 11th Int’l. Symp. on High-Performance Computer Architecture (HPCA’05), 2005, pp. 316–327.
5. L. Baugh, C. Zilles, An Analysis of I/O and syscalls in critical sections and their implications for transactional memory, in: Int’l Symp. on Performance Analysis of Systems and Software (ISPASS’08), 2008, pp. 54–62.
Cited by
4 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献