Funder
Distributed and Networked Systems Research Group Operating
Subject
Artificial Intelligence,Computer Networks and Communications,Hardware and Architecture,Theoretical Computer Science,Software
Reference36 articles.
1. K. Aisopos, C.H. Chen, P. Li-Shiuan, Enabling system-level modeling of variation-induced faults in networks-on-chips, in: The Proceedings of Design Automation Conference, DAC, June 2011, pp. 930–935.
2. Asynchronous on chip networks;Amde;Proc. Comput. Dig. Tech.,2005
3. A generic traffic model for on-chip interconnection networks;Bahn;Netw. Chip Arch.,2009
4. Y. Ben-Itzhak, E. Zahavi, I. Cidon, A. Kolodny, HNOCS: Modular open-source simulator for heterogeneous NoCs, in: The Proceedings of the International Conference on Embedded Computer Systems, Jul. 2012, pp. 51–57.
5. L. Bin, P. Li-Shiuan, P. Parta, Impact of process and temperature variations on network-on-chip design exploration, in: The Proceedings of IEEE ACM Symposium on, April 2008, pp. 117–126.
Cited by
2 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献