Author:
Amory Alexandre M.,Lazzari Cristiano,Lubaszewski Marcelo S.,Moraes Fernando G.
Subject
Artificial Intelligence,Computer Networks and Communications,Hardware and Architecture,Theoretical Computer Science,Software
Reference26 articles.
1. Wrapper design for the reuse of a network on chip or other functional interconnect as test access mechanism;Amory;IET Computers & Digital Techniques,2007
2. A.M. Amory, M.S. Lubaszewski, F.G. Moraes, DfT for the reuse of networks-on-chip as test access mechanism, in: Proc. VTS, 2007, pp. 435–440.
3. Xpipes: a network-on-chip architecture for gigascale systems-on-chip;Bertozzi;IEEE Circuits and Systems Magazine,2004
4. A survey of research and practices of network-on-chip;Bjerregaard;ACM Computing Surveys,2006
5. E.A. Carara, R.P. Oliveira, N.L.V. Calazans, F.G. Moraes, HeMPS — a framework for NoC-based MPSoC generation, in: Proc. ISCAS, 2009, pp. 1345–1348.
Cited by
7 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献