Author:
Soliman Mostafa I.,Abozaid Ghada Y.
Subject
Artificial Intelligence,Computer Networks and Communications,Hardware and Architecture,Theoretical Computer Science,Software
Reference31 articles.
1. A. Biagio, A. Barenghi, G. Agosta, G. Pelosi, Design of a parallel AES for graphics hardware using the CUDA framework, in: Proc. of the 2009 IEEE International Symposium on Parallel & Distributed Processing, May, 2009, pp. 1–8.
2. Low-power CMOS digital design;Chandrakasan;IEEE Journal Solid State Circuits,1992
3. M. Hani, T. Lin, N. Shaikh-Shaikh, FPGA implementation of RSA public key cryptographic co-processor, in: TENCON 2000, 2000, pp. 6–11.
4. Computer Architecture A Quantitative Approach;Hennessy,2007
5. A. Hodjat, D. Hwang, B. Lai, K. Tiri, I. Verbauwhed, A 3.84 Gb/s AES crypto coprocessor with modes of operation in a 0.18 um CMOS technology, in: ACM Great Lake Symposium on VLSI, GLSVLSI 2005, April 2005, pp. 60–63.
Cited by
29 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献