1. Altera Corp., Quartus Prime Standard Edition Handbook, 2016, www.altera.com.
2. Sequential Logic Synthesis;Ashar,1992
3. Berkeley Logic Synthesis and Verification Group, ABC: A System for Sequential Synthesis and Verification, http://www.eecs.berkeley.edu/~alanmi/abc/. (Accessed January 2015).
4. Logic Minimization Algorithms for VLSI Synthesis (Vol. 2);Brayton,1984
5. R.K. Brayton, S.P. Khatri, Multi-valued logic synthesis, in: Proc. of the Int. Conference on VLSI Design, 1999, pp. 196–205.