Author:
Kubica Marcin,Opara Adam,Kania Dariusz
Publisher
Springer International Publishing
Reference41 articles.
1. Ciesielski MJ, Yang S (1992) PLADE: A two-stage PLA decomposition. IEEE Trans Comput-Aided Des 11(8):943 954
2. Devadas S, Wang AR, Newton AR, Sangiovanni-Vincentelli A, Boolean decomposition of programmable logic arrays. In: IEEE custom integrated circuits conference, May 1988, pp 2.5.1–2.5.5
3. Devadas S, Wang AR, Newton AR, Sangiovanni-Vincentelli A (1988) Boolean decomposition in multi-level logic optimization. In: Digest of technical papers, IEEE international conference on computer-aided design, ICCAD-88, 7–10 Nov 1988, pp 290–293
4. Kania D (2015) Logic decomposition for PAL-based CPLDs. J Circuit Syst Comput 24(3):1–27
5. Kania D, Kulisz J, Milik A (2005) A novel method of two-stage decomposition dedicated for PAL-based CPLDs. In: Proceedings of Euromicro symposium on digital system design, IEEE Computer Society Press, Porto, September, 2005, pp 114–121