Author:
Sivanantham S.,Mallick P.S.,Raja Paul Perinbam J.
Subject
Electrical and Electronic Engineering,General Computer Science,Control and Systems Engineering
Reference40 articles.
1. Survey of low-power testing of vlsi circuits;Girard;IEEE Des. Test Comput.,2002
2. J. Li, Q. Xu, Y. Hu, X. Li, On reducing both shift and capture-power for scan-based testing, in: Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC, 2008, pp. 653–658.
3. Z. Wang, K. Chakrabarty, Test data compression for ip embedded cores using selective encoding of scan slices, in: Proceedings – International Test Conference, vol. 2005, 2005, pp. 581–590.
4. W. Lien, K. Lee, T. Hsieh, A test-per-clock lfsr reseeding algorithm for concurrent reduction on test sequence length and test data volume, in: Proceedings of the Asian Test Symposium, 2012, pp. 278–283.
5. Deviation-based LFSR reseeding for test-data compression;Wang;IEEE Trans. Comput.-Aided Design Integr. Circuits Syst.,2009
Cited by
6 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献