Signed multiplication technique by means of unsigned multiply instruction-Reference-Cited by-同舟云学术

Signed multiplication technique by means of unsigned multiply instruction

Published:2011-11 Issue:6 Volume:37 Page:1212-1221
ISSN:0045-7906
Container-title:Computers & Electrical Engineering
language:en
Short-container-title:Computers & Electrical Engineering

Author:

Grys S.

Publisher

Elsevier BV

Subject

Electrical and Electronic Engineering,General Computer Science,Control and Systems Engineering

Reference26 articles.

1. A suggestion for a fast multiplier;Wallace;IEEE Trans Comput,1964

2. Some schemes for parallel multiplier;Dadda;Alta Frequenza,1992

3. Millar B, Madrid P, Swartzlander E. A fast hybrid multiplier combining booth and Wallace/DADDA algorithms. In: Proceedings of the 35th midwest symposium on circuits and systems; 1992. p. 158–65.

4. A two’s complement parallel array multiplication algorithm;Baugh;IEEE Trans Comput,1973

5. Fast multiplication without carry-propagate addition;Ercegovac;IEEE Trans Comput,1990

Cited by 5 articles. 订阅此论文施引文献订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献

1. Area–time–energy efficient architecture of CBNS‐based fast Fourier transform;International Journal of Circuit Theory and Applications;2024-05-15

2. Area and Power Efficient Design of Novel Karatsuba Double MAC (K-DMAC);2022 4th International Conference on Inventive Research in Computing Applications (ICIRCA);2022-09-21

3. Scalar Arithmetic Multiple Data: Customizable Precision for Deep Neural Networks;2019 IEEE 26th Symposium on Computer Arithmetic (ARITH);2019-06

4. Double MAC on a DSP: Boosting the Performance of Convolutional Neural Networks on FPGAs;IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems;2019-05

5. FPGA Implementation of Heart Rate Monitoring System;Journal of Medical Systems;2015-12-07