1. A digital CMOS parallel counter architecture based on state look-ahead logic;Abdel-Hafeez;IEEE Trans Very Large Scale Integr (VLSI) Syst,2011
2. A segmented high-speed counter based on the use of redundant bits;Kakarountas,2008
3. A novel high-speed counter with counting rate independent of the counter’s length;Kakarountas,2003
4. Exploration of 2D cellular automata as binary sequence generators;Arvaniti,2010
5. Long and fast up/down counters;Stan;IEEE Trans Comput,1998