Author:
Stan M.R.,Tenca A.F.,Ercegovac M.D.
Publisher
Institute of Electrical and Electronics Engineers (IEEE)
Subject
Computational Theory and Mathematics,Hardware and Architecture,Theoretical Computer Science,Software
Cited by
38 articles.
订阅此论文施引文献
订阅此论文施引文献,注册后可以免费订阅5篇论文的施引文献,订阅后可以查看论文全部施引文献
1. Optimized Parallel Architecture for a Constant-Time Synchronous Binary Counter with Minimal Clock Period;2024 IEEE International Conference on Information Technology, Electronics and Intelligent Communication Systems (ICITEICS);2024-06-28
2. 64-Bit High Speed Counter with Galois LFSR;2024 International Conference on Circuit, Systems and Communication (ICCSC);2024-06-28
3. Constant-Time Synchronous Binary Counter with Minimal Clock Period;2024 5th International Conference on Recent Trends in Computer Science and Technology (ICRTCST);2024-04-09
4. New Programmable LFSR Counters with Automatic Encoding and State Extension;Electronics;2024-01-18
5. Power, Performance and Area Optimization of Parallel Load Counters through Logic Minimization and TSPC-FF Utilization;2023 30th IEEE International Conference on Electronics, Circuits and Systems (ICECS);2023-12-04