Clustered NOC, a suitable design for group communications in Network on Chip-Reference-Cited by-同舟云学术

Clustered NOC, a suitable design for group communications in Network on Chip

Published:2012-01 Issue:1 Volume:38 Page:82-95
ISSN:0045-7906
Container-title:Computers & Electrical Engineering
language:en
Short-container-title:Computers & Electrical Engineering

Author:

Seifi Mohammad Reza,Eshghi Mohammad

Publisher

Elsevier BV

Subject

Electrical and Electronic Engineering,General Computer Science,Control and Systems Engineering

Reference27 articles.

1. Alberto Sangiovanni-Vincentelli, Grant Martin. A vision for embedded software. Proceedings of CASES 2001, Atlanta, Georgia, November; 2001.

2. Edwin Rijpkema, Kees Goossens, Paul Wielage. A router architecture for networks on silicon. Second workshop on embedded systems, November; 2001.

3. Link GM, Kim J, Vijaykrishnan N, Chita R. Das, Network-on-chip (NOC) architectures: a resource-constrained perspective. Department of Computer Science & Engineering The Pennsylvania State University Park, IEEE TPDS Special Issue on Network on Chip, April; 2004.

4. Tomiyama H, Halambi A, Grun P, Dutt N, Nicolau A. Architecture description languages for systems-on-chip design. The Sixth Asia Pacific Conference on Chip Design Language; 1999.

5. Marescaux T, Mignolet J-Y, Bartic A, Moffat W, Verkest D, dVernalde S, Lauwereins R. Networks on chip as hardware components of an os for reconfigurable systems. Field-Programmable Logic and Applications (FPL’03) September; 2003.

Cited by 10 articles. 订阅此论文施引文献订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献

1. Energy Efficient Network-on-Chip Architectures for Many-Core Near-Threshold Computing System;Journal of Low Power Electronics;2019-06-01

2. An area‐efficient low‐power SCM topology for high performance network‐on Chip (NoC) architecture using an optimized routing design;Concurrency and Computation: Practice and Experience;2018-08-10

3. Bio-inspired network on chip having both guaranteed throughput and best effort services using fault-tolerant algorithm;IEEJ Transactions on Electrical and Electronic Engineering;2018-04-10

4. Review of Network on Chip Architectures;Recent Advances in Electrical & Electronic Engineering (Formerly Recent Patents on Electrical & Electronic Engineering);2017-07-07

5. BoostNoC;Proceedings of the 35th International Conference on Computer-Aided Design;2016-11-07