Author:
Zydek Dawid,Selvaraj Henry
Subject
Electrical and Electronic Engineering,General Computer Science,Control and Systems Engineering
Reference26 articles.
1. Held J, Bautista J, Koehl S. From a few cores to many: a tera-scale computing research overview. White Paper, Intel Corporation; 2006.
2. Vangal S, Howard J, Ruhl G, Dighe S, Wilson H, Tschanz J, et al. An 80-tile 1.28 TFLOPS network-on-chip in 65nm CMOS. In: IEEE international solid-state circuits conference (ISSCC 2007); 2007. p. 98–589.
3. Zydek D, Selvaraj H. Processor allocation problem for NoC-based chip multiprocessors. In: Proceedings of sixth international conference on information technology: new generations (ITNG 2009); 2009. p. 96–101.
4. Performance analysis of k-ary n-cube interconnection networks;Dally;IEEE Trans Comput,1990
5. Jayasimha DN, Zafar B, Hoskote Y. On-chip interconnection networks: why they are different and how to compare them. Intel; 2006.
Cited by
14 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献