Mitigation of soft errors in SRAM-based FPGAs using CAD tools-Reference-Cited by-同舟云学术

Mitigation of soft errors in SRAM-based FPGAs using CAD tools

Published:2011-11 Issue:6 Volume:37 Page:1019-1031
ISSN:0045-7906
Container-title:Computers & Electrical Engineering
language:en
Short-container-title:Computers & Electrical Engineering

Author:

Bahramnejad Somayeh,Zarandi Hamid R.

Publisher

Elsevier BV

Subject

Electrical and Electronic Engineering,General Computer Science,Control and Systems Engineering

Reference32 articles.

1. Mangione-Smith WH, Hutchings BL. Configurable computing: the road ahead. Reconfigurable architectures workshop; 1997. p. 81–96.

2. On-line control flow term detection using relationship signatures among basic blocks;Li;Elsevier J Comput Electr Eng,2010

3. Asadi H, Tahoori MB. Soft error rate estimation and mitigation for SRAM-based FPGAs. In: ACM/SIGDA international symposium on field-programmable gate arrays; February 2005. p. 149–60.

4. Bolchini C, Miele A, Santambrogio MD. TMR and partial dynamic reconfiguration to mitigate SEU faults in FPGAs. In: IEEE international symposium on defect and fault-tolerance in VLSI systems; September 2007. p. 87–95.

5. Ross D, Vellacott O, Turner M. An FPGA-based hardware accelerator for image processing. In: Proceedings of the international workshop on field-programmable logic and applications; 1993. p. 299–306.

Cited by 7 articles. 订阅此论文施引文献订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献

1. A Program-Aware Fault-Injection Method for Dependability Evaluation Against Soft-Error Using Genetic Algorithm;Journal of Circuits, Systems and Computers;2018-04-26

2. An efficient vulnerability-driven method for hardening a program against soft-error using genetic algorithm;Computers & Electrical Engineering;2015-11

3. Hybrid time and hardware redundancy to mitigate SEU effects on SRAM-FPGAs: Case study over the MicroLAN protocol;Microelectronics Journal;2014-07

4. SEU-SECURE PARITY PREDICTION MULTIPLIER ON SRAM-BASED FPGAs;Journal of Circuits, Systems and Computers;2014-05-14

5. Mitigation and Experiment on Neutron Induced Single-Event Upsets in SRAM-Based FPGAs;IEEE Transactions on Nuclear Science;2013-08