Design and implementation of an FPGA-based parallel graphics renderer for displaying CSG surfaces and volumes-Reference-Cited by-同舟云学术

Design and implementation of an FPGA-based parallel graphics renderer for displaying CSG surfaces and volumes

Published:2004-03 Issue:2 Volume:30 Page:97-117
ISSN:0045-7906
Container-title:Computers & Electrical Engineering
language:en
Short-container-title:Computers & Electrical Engineering

Author:

Çevik Ulus

Publisher

Elsevier BV

Subject

Electrical and Electronic Engineering,General Computer Science,Control and Systems Engineering

Reference12 articles.

1. Çevik U. Design of an FPGA based parallel architecture processor for displaying CSG volumes and surfaces. DPhil Thesis. University of Sussex, Brighton. January 1996

2. Stewart N, Leach G, John S. A Z-Buffer rendering algorithm for convex objects. In: Proc 8th International Conference in Central Europe on Computer Graphics, Visualisation and Interactive Digital Media’ 2000-WSCG 2000, vol. II. p. 369–72

3. Rappoport A, Spitz S. Interactive Boolean operations for conceptual design of 3-D solids. In: Proc Siggraph 97. p. 269–78

4. Source based heterogeneous solid modelling;Siu;Comput.-Aided Design,2002

5. Pixel-planes 5: a heterogeneous multiprocessor graphics system using processor-enhanced memories;Fuchs;Comput. Graph.,1989

Cited by 4 articles. 订阅此论文施引文献订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献

1. Ordered Boolean List (OBL): Reducing the Footprint for Evaluating Boolean Expressions;IEEE Transactions on Visualization and Computer Graphics;2011-09

2. An Automated Perspective-Projected View Module for Pixel-Based CSG Renderers;Intelligent Automation & Soft Computing;2008-01

3. Microcontroller-based Implementation of a Perspective View Module for Pixel-based CSG Renderers;2006 International Conference on Applied Electronics;2006-09

4. A new approach for the voxelization of volumetric CSG graphs;Computers & Electrical Engineering;2004-06