Author:
Ahn Jin-Ho,Lee Hoyeon,Kim Yeon Hee
Reference7 articles.
1. YOLE Development, “3D IC integration & TSV interconnects”, Market Analysis, 2009.
2. E. J. Marinissen, “Challenges and Emerging Solutions in Testing TSV-Based 2D- and 3D-Stacked ICs”, Proc. of DATE, pp. 377-382, July 2012.
3. A. Sanghaniz, B. Yang, K. Natarajan, and C. Liu, “Design and Implementation of A Time-Division Multiplexing Scan Architecture Using Serializer and Deserializer in GPU Chips”, Proc. of VTS, pp. 219-224, 2011.
4. Synopsys White Paper, “DFTMAX Compression Shared I/O”, Nov. 2014.
5. Adopting Multi-Valued Logic for Reduced Pin-Count Testing;Li;Proc. of LATS,2015