1. Cost-effective power-aware core testing in NoCs based on a new unicast-based multicast scheme”;Xiang Dong;IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems,2011
2. “Temperature-aware micro architecture: modeling and implementation”;Skadron Kevin;ACM Trans Architecture Code Optimization,2004
3. A Network-on-Chip architecture design space exploration”;Liu Peng;Computer Electronic Engineering,2009
4. Thermal impacts on NoC interconnects”;Sheng Xu;NOCS’07: Proceedings of the first international symposium on Network-on-Chip,2007
5. An abacus Turn Model for Time/Space-Efficient Reconfigurable Routing”;Fu;Proceedings of the International Symposium on Computer Architecture,2011