Power Efficient 3D Clock Distribution Network Design with TSV Count Optimization
-
Published:2016
Issue:
Volume:93
Page:169-175
-
ISSN:1877-0509
-
Container-title:Procedia Computer Science
-
language:en
-
Short-container-title:Procedia Computer Science
Author:
Joshi Nikhil,Reuben John
Subject
General Engineering
Reference20 articles.
1. Ren Song Tsay, An exact zero skew clock routing algorithm, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1993. 2. Q. K. Zhu, High-Speed Clock Network Design, New York: Springer, 2003. 3. International Technology Roadmap for Semiconductors (ITRS) [Online]. Available: http://www.itrs.net,. 4. E. G. Friedman, Clock distribution networks in synchronous digital integrated circuits, Proc. IEEE, vol. 89, pp. 665692, May 2001. 5. J. U. Knickerbocker, P.S. Andry, B. Dang, R.R. Horton, M.J. Interrante, C.S. Patel, R.J. Polastre, K. Sakuma, R. Sirdeshmukh, E.J. Sprogis, S.M. Sri-Jayantha, A.M. Stephens, A.W. Topol, C.K. Tsang, B.C. Webb, and S. L. Wright, Three-dimensional silicon integration, IBM J. Res. Develop., vol. 52, no. 6, pp. 553569, 2008.
Cited by
1 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献
|
|