Author:
Jangra Vikas,Chandrakar Khushbu,Roy Suchismita
Reference9 articles.
1. Using spice and behavioral synthesis tools to optimize asics;Martin;In: Proceedings of 38th Midwest Symposium on Circuits and Systems.,1996
2. High level synthesis for peak power minimization using ilp;Shiue;In: Proceedings of the IEEE International Conference on Application Specific Systems, Architectures and Processors.,2000
3. Mohanty, S.P., Ranganathan, N., Chappidi, S.K. Simultaneous peak and average power minimization during datapath scheduling for dsp processors. In: Proceedings of ACM Great Lakes Symposium on VLSI. 2003, p. 215-220.
4. Optimizing power in asic behavioral synthesis;Martin;Design Test of Computers, IEEE,1996
5. Raghunathan, V., Ravi, S., Raghunathan, A., Lakshminarayana, G. Transient power management through high level synthesis. In:. Proceedings of ICCAD.;1; 2001, p. 545-552.