1. Using timing-driven inter-FPGA routing for multi-FPGA prototyping exploration;Farooq,2016
2. S. Kan, M. Lam, T. Porter, J. Dworak, A case study: pre-silicon SoC RAS validation for NoC server processor, in: Proceeding of 17th International Workshop on Microprocessor and SOC Test and Verification (MTV), 2016, pp. 19–24.
3. A narrative of UVM testbench environment for interconnection routers: a practical approach;El-Naggar,2016
4. Post-routing double-via insertion for X-architecture clock tree yield improvement;Tsai;IEICE Trans. Fund. Electron. Commun. Comput. Sci.,2011
5. Y.H. Fan, Line probe routing algorithm implementation for SOC. In: Proceeding of International Computer Symposium, vol. 1, 2014, pp. 315–320. http://doi.org/10.3233/978-1-61499-484-8-315.