1. A 10nm high performance and low-power CMOS technology featuring 3 rd generation FinFET transistors, Self-Aligned Quad Patterning, contact over active gate and cobalt local interconnects;Auth,2017
2. FinFET scaling to 10 nm gate length;Yu,2002
3. Sensitivity of source/drain critical dimension variations for sub-5-nm node fin and nanosheet FETs;Yoon;IEEE Trans. Electron. Dev.,2019
4. Impacts of nonrectangular fin cross section on the electrical characteristics of FinFET;Wu;IEEE Trans. Electron. Dev.,2004
5. Characteristic comparison of connected DG FINFET, TG FINFET and Independent Gate FINFET on 32 nm technology;Tripathi,2012