System-on-programmable-chip implementation for on-line face recognition-Reference-Cited by-同舟云学术

System-on-programmable-chip implementation for on-line face recognition

Author:

Pavan Kumar A.,Kamakoti V.,Das Sukhendu

Publisher

Elsevier BV

Subject

Artificial Intelligence,Computer Vision and Pattern Recognition,Signal Processing,Software

Reference17 articles.

1. Altera corporation. Available from: , Altera Stratix II devices.

2. Altera corporation. Available from: , Nios development board data sheet.

3. Altera corporation. Available from: , Nios embedded processor system development manual.

4. Altera corporation. Available from: , Avalon-bus specification manual.

Cited by 16 articles. 订阅此论文施引文献订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献

2. An FPGA-Implemented Parallel System of Face Recognition, for Digital Forensics Applications;2020 IEEE 10th International Conference on Consumer Electronics (ICCE-Berlin);2020-11-09

3. REFRESH: REDEFINE for Face Recognition Using SURE Homogeneous Cores;IEEE Transactions on Parallel and Distributed Systems;2016-12-01

5. Hardware Solution for Real-Time Face Recognition;2015 28th International Conference on VLSI Design;2015-01