1. Development of sub 10-μm ultra-thinning technology using device wafers for 3D manufacturing of terabit memory;Maeda;Dig Tech Pap - Symp VLSI Technol,2010
2. Ultra-thin wafer technology and applications: a review;Dong;Mater Sci Semicond Process,2020
3. Extreme wafer thinning optimization for via-last applications;Jourdain,2017
4. Study on crack initiation scratching depth of monocrystalline silicon;Chen;Diam Abra Eng,2021
5. Optimization of CMP processing parameters for Si based on response surface method;Bian;Diam Abra Eng,2022