1. A dead-time minimized inverter by using complementary topology and its experimental evaluation of harmonics reduction;Okuda,2016
2. Investigation of robustness capability of −730 V P-channel vertical SiC power MOSFET for complementary inverter applications;An;IEEE Trans. Electron. Dev.,2017
3. GaN/AlN p-channel HFETs with Imax>420 mA/mm and ∼20 GHz fT/fMAX;Nomoto,2020
4. GaN/AlGaN superlattice based E-mode p-channel MES-FinFET with regrown contacts and >50 mA/mm on-current;Raj,2021
5. Self-aligned E-mode GaN p-channel FinFET with ION > 100 mA/mm and ION/IOFF > 107;Chowdhury;IEEE Electron. Device Lett.,2022