1. Scaling, optimization, and design considerations of electrostatic discharge protection circuits in CMOS technology;Voldman,1993
2. The impact of technology scaling on ESD robustness and protection circuit design;Amerasekera,1994
3. ESD in silicon integrated devices;Amerasekera,1995
4. Layout optimization of an ESD-protection n-MOSFET by simulation and measurement;Stricker,1995
5. Diaz C, Duvvury C, Kang S. Source contact placement for efficient ESD/EOS protection in grounded substrate MOS ICs. US Patent filed, Patent Activity TI-17832, 1993