Subject
Electrical and Electronic Engineering,Surfaces, Coatings and Films,Safety, Risk, Reliability and Quality,Condensed Matter Physics,Atomic and Molecular Physics, and Optics,Electronic, Optical and Magnetic Materials
Reference106 articles.
1. A 4 megabit dynamic RAM in submicron CMOS technology with a FOBIC trench cell;Pribyl;Siemens Forsch. -u. Entwickl. Ber. Bd.,1987
2. Wuensche S, Jacunski M, Streif H, Sturm A, Morrish J, Roberge M, et al. A 110 nm 512 Mb DDR DRAM with vertical Transistor Trench Cell. In: IEEE VLSI Symposium on Circuits, Honolulu, Hawaii, 2002. p. 114–5
3. Radens C, Gruening U, Mandelman J, Seitz M, Dyer T, Lea D, et al. A 0.135 μm2 6F2 trench-sidewall vertical device cell for 4 Gb/16 Gb DRAM. In: IEEE 2000 Symposium on VLSI Technology, Digest of Technical Papers, 2000. p. 80–1
4. A 7F2 cell and bitline architecture featuring tilted array devices and penalty-free vertical BL twists for 4-Gb DRAM’s;Hoenigschmid;IEEE J. Solid-State Circuits,2000
5. Gate oxide quality of DRAM trench capacitors;Röhl;J. Phys.,1988
Cited by
8 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献