1. Dally WJ, Towles B. Route packets, not wires: on-chip interconnection networks. In: Proc design automation conference, Las Vegas, Nevada, USA; 2001, p. 684–9.
2. Network-on-Chip: a new SoC paradigm;Benini;IEEE Comput,2002
3. http://techresearch.intel.com/articles/Tera-Scale/1421.html.
4. Computers and intractability: a guide to the theory of NP-completeness;Garey,1979
5. Murali S, De Micheli G. Bandwidth-constrained mapping of cores onto NoC architectures. In: Proc DATE’04. vol. 2, 2004, p. 896–304.