1. C. Bouras, J. Garofalakis, P. Spirakis, V. Triantafillou, A general performance model for multistage interconnection networks, Euro-Par'97, August 25–29.
2. The NYU Ultracomputer — Designing an MIMD shared memory parallel computer;Gottlieb;IEEE Trans. Comput.,1983
3. G. Pfister, M.C. Brantley, D.A. George, S.L. Harvey, W.J. Kleinfelder, K.P. McAuliffe, E.A. Melton, V.A. Norton, J. Weiss, The IBM Research Parallel Processor Prototype (RP3): introduction and architecture, in: Proc. 1985 Int. Conf. Parallel Processing, pp. 764–771.
4. Finding the right ATM switch for the market;Rooholaminiight;IEEE J. Comput.,1994
5. Queueing delays in buffered multistage interconnection networks;Bouras,1987