Author:
Jyothsna Devi K.,Manoharan Hariprasath
Reference18 articles.
1. S. Yang, W. Wolf, W. Wang, N. Vijaykrishnan, Y. Xie, Lowleakage robust SRAM cell design for sub-100 nm technologies, in Proc. ASP-DAC, 2005, pp. 539–544.
2. Confronting the variability issues affecting the performance of next-generation SRAM design to optimize and predict the speed and yield;Samandari-Rad;IEEE Access,2014
3. Singleended subthreshold SRAM with asymmetrical write/read-assist;Tu;IEEE Trans. Circuits Syst. I, Reg. Papers, Dec.,2010
4. Performance evaluation of 14nm FinFET-based 6T SRAM cell functionality for DC and transient circuit analysis;Lim;J. Nanomater.,2014
5. Delay and energy consumption analysis of conventional SRAM International;Azizi-Mazreah;J. Electrical Computer Eng.,2008