1. P.Prashanti#1,A.Shravya*2,K.DhruthiVasista*3,U.Pranathi*4, G.SriKalyani*5, “ Leakage power reduction techniques for Nanoscale CMOS VLSI systems and effect of technology scaling on leakage power”, International Journal of Engineering Trends and Technology (IJETT) – Volume 46 Number 6 April 2017.
2. DebopamGhosh, JyotirmoyGuha, Arka De, Anirban Mukherjee, “Power reduction in modern VLSI circuits”, International Journal of Students Research in Technology & Management, Volume-4, August 2013.
3. Satheesh*, K Gopalakrishnan2, V. Srinivasan3, “Low Power Consumption Using CMOS VLSI Design in Modern Trends”, Journal of Chemical and Pharmaceutical Science.
4. SenthilKumaran Varadharajan1 and ViswanathanNallasamy2, “Low power VLSI circuits design strategies and methodologies: A Literature Review”, IEEE Conference on Emerging Devices and Smart Systems (ICEDSS 2017) 3-4 March 2017, Mahendra Engineering College, Tamilnadu, India].
5. Raju Hebbale1, Pallavi Hiremath2, “Leakage power reduction techniques for low power VLSI design: A Review paper”, IJARSE International journal of Advance Research in science and engineering, Vol.No.2, Issue No.12, December 2013.