1. J.L. Ayala, A.G. Lomena, M. Lopez-Vallejo, A. Fernandez, Design of a pipelined hardware architecture for real-time neural network computations, in: The 2002 45th Midwest Symposium on Circuits and Systems, MWSCAS-2002, vol. 1, 4–7 August 2002, pp. I-419–22
2. A. Bofill-i-Petit, A.F. Murray, Learning temporal correlations in biologically-inspired aVLSI. in: Proceedings IEEE International Symposium on Circuits and Systems, vol. 5, 2003, pp. V817–V820
3. RF/Wireless interconnect for inter and intra chip communications;Chang;Proc. IEEE,2001
4. M.-C.F. Chang, H. Shin, L. Zhang, RF-interconnect for future inter- and intra-ULSI communications, in: IEDM Technical Digest International Electron Devices Meeting, 2–5 December 2001, pp. 23.4.1–23.4.4.
5. G. Chen, H. Chen, M. Haurylau, N. Nelson, D. Albonesi, P.M. Fauchet, E.G. Friedman, Electrical and optical on-chip interconnects in scaled microprocessors, in: 2005 IEEE International Symposium on Circuits and Systems, ISCAS 2005, Vol. 3, 23–26 May 2005, pp. 2514–2517