1. Plr;Shye;IEEE Trans. Dependable Secure Comput. (TDSC),2009
2. Scott Hareland, Jose Maiz, Mohsen Alavi, Kaizad Mistry, Steve Walsta, Changhong Dai, Impact of CMOS scaling and SOI on software error rates of logic processes, VLSI Technology Digest of Technical Papers, Technical Report, 2001.
3. Tanay Karnik, Bradley Bloechel, K. Soumyanath, Vivek De, Shekhar Borkar, Scaling trends of cosmic rays induced soft errors in static latches beyond 0.18, VLSI Circuit Digest of Technical Papers, Technical Report, 2001.
4. TS, et al., Ibm's s/390 g5 microprocessor design, IEEE Micro, vol. 19, 1999, pp. 12–23.
5. HA, et al., A 1.3ghz fifth generation sparc64 microprocessor, in: Proceedings of the 40th Conference on Design Automation (DAC '03), 2003.